Project locked to follow the migration to Hugo/AsciiDoctor, sorry for the inconvenience and please wait a few days to continue with the translations.

The translation is temporarily closed for contributions due to maintenance, please come back later.
Language Translated Untranslated Untranslated words Checks Suggestions Comments
English This translation is used for source strings. This component is linked to the FreeBSD Doc (Archived)/articles_bsdl-gpl repository. This translation is locked. BSD-2-Clause-FreeBSD 12
Portuguese (Brazil) This component is linked to the FreeBSD Doc (Archived)/articles_bsdl-gpl repository. This translation is locked. BSD-2-Clause-FreeBSD 98% 9 558 88
Spanish This component is linked to the FreeBSD Doc (Archived)/articles_bsdl-gpl repository. This translation is locked. BSD-2-Clause-FreeBSD 44% 261 3,549 142
Start new translation
Please sign in to see the alerts.
Project website wiki.freebsd.org/DocTranslationOnWeblate
Instructions for translators

https://wiki.freebsd.org/DocTranslationOnWeblate Mailing list for translators: <<freebsd-translators@freebsd.org>

Translation process
  • Translations can be made directly.
  • Translation suggestions can be made.
  • Only chosen users can contribute.
  • The translation uses bilingual files.
Translation license BSD-2-Clause-FreeBSD
Filemask articles/*/serial-uart.po
Languages 3
Source strings 468
Source words 9,234
Source characters 57,144
Hosted strings 1,404
Hosted words 27,702
Hosted characters 171,432
Component locked a month ago
Error in Receiver FIFO. On the 8250/16450 UART, this bit is zero. This bit is set to "1" when any of the bytes in the FIFO have one or more of the following error conditions: PE, FE, or BI.
Error en el receptor FIFO. En el UART 8250/16450, este bit es cero. Este bit se establece en "1" cuando cualquiera de los bytes del FIFO tiene una o más de las siguientes condiciones de error: PE, FE o BI.
a month ago
Line Status Register (LSR)
Registro de estado de línea (LSR)
a month ago
+0x05
+0x05
a month ago
Data Terminal Ready (DTR). When set to "1", the output of the UART -DTR line is Low (Active).
Terminal de datos listo (DTR). Cuando se establece en "1", la salida de la línea UART -DTR es Baja (Activa).
a month ago
Request to Send (RTS). When set to "1", the output of the UART -RTS line is Low (Active).
Solicitud de envío (RTS). Cuando se establece en "1", la salida de la línea UART -RTS es Baja (Activa).
a month ago
OUT 1. An auxiliary output that the host processor may set high or low. This output is not used on the IBM PC serial adapter.
OUT 1. Una salida auxiliar que el procesador principal puede establecer alta o baja. Esta salida no se utiliza en el adaptador serie IBM PC.
a month ago
OUT 2. An auxiliary output that the host processor may set high or low. In the IBM PC serial adapter (and most clones), OUT 2 is used to tri-state (disable) the interrupt signal from the 8250/16450/16550 UART.
OUT 2. Una salida auxiliar que el procesador anfitrión puede establecer alta o baja. En el adaptador en serie de IBM PC (y en la mayoría de los clones), OUT 2 se usa para tri-estado (deshabilitar) la señal de interrupción del 8250/16450/16550 UART.
a month ago
Loop-Back Enable. When set to "1", the UART transmitter and receiver are internally connected together to allow diagnostic operations. In addition, the UART modem control outputs are connected to the UART modem control inputs. CTS is connected to RTS, DTR is connected to DSR, OUT1 is connected to RI, and OUT 2 is connected to DCD.
Activar bucle invertido. Cuando se establece en "1", el transmisor y el receptor UART se conectan internamente para permitir operaciones de diagnóstico. Además, las salidas de control del módem UART están conectadas a las entradas de control del módem UART. CTS está conectado a RTS, DTR está conectado a DSR, OUT1 está conectado a RI y OUT 2 está conectado a DCD.
a month ago
Modem Control Register (MCR)
Registro de control de módem (MCR)
a month ago
Browse all component changes

Daily activity

Daily activity

Weekly activity

Weekly activity